°Ô½Ã¹° 1,369°Ç
   
/proc/cpuinfo ÀǹÌ
±Û¾´ÀÌ : ÃÖ°í°ü¸®ÀÚ ³¯Â¥ : 2011-01-18 (È­) 15:20 Á¶È¸ : 22125
±ÛÁÖ¼Ò :
                                
Âü°í :
 
 
¡Ø /proc/cpuinfo
[root@chonnom root]# cat /proc/cpuinfo
processor       : 0
vendor_id       : AuthenticAMD
cpu family      : 15
model           : 33
model name      : Dual Core AMD Opteron(tm) Processor 265
stepping        : 2
cpu MHz         : 1793.147
cache size      : 1024 KB
physical id     : 0
siblings        : 2
core id         : 0
cpu cores       : 2
apicid          : 0
initial apicid  : 0
fdiv_bug        : no
hlt_bug         : no
f00f_bug        : no
coma_bug        : no
fpu             : yes
fpu_exception   : yes
cpuid level     : 1
wp              : yes
flags           : fpu vme de pse tsc msr pae mce cx8 apic sep mtrr pge mca cmov pat pse36 clflush mmx fxsr sse sse2 ht syscall nx mmxext fxsr_opt lm 3dnowext 3dnow pni lahf_lm cmp_legacy
bogomips        : 3586.29
clflush size    : 64
power management: ts fid vid ttp
 
processor       : 1
vendor_id       : AuthenticAMD
cpu family      : 15
model           : 33
model name      : Dual Core AMD Opteron(tm) Processor 265
stepping        : 2
cpu MHz         : 1793.147
cache size      : 1024 KB
physical id     : 0
siblings        : 2
core id         : 1
cpu cores       : 2
apicid          : 1
initial apicid  : 1
fdiv_bug        : no
hlt_bug         : no
f00f_bug        : no
coma_bug        : no
fpu             : yes
fpu_exception   : yes
cpuid level     : 1
wp              : yes
flags           : fpu vme de pse tsc msr pae mce cx8 apic sep mtrr pge mca cmov pat pse36 clflush mmx fxsr sse sse2 ht syscall nx mmxext fxsr_opt lm 3dnowext 3dnow pni lahf_lm cmp_legacy
bogomips        : 3585.95
clflush size    : 64
power management: ts fid vid ttp
 
processor       : 2
vendor_id       : AuthenticAMD
cpu family      : 15
model           : 33
model name      : Dual Core AMD Opteron(tm) Processor 265
stepping        : 2
cpu MHz         : 1793.147
cache size      : 1024 KB
physical id     : 1
siblings        : 2
core id         : 0
cpu cores       : 2
apicid          : 2
initial apicid  : 2
fdiv_bug        : no
hlt_bug         : no
f00f_bug        : no
coma_bug        : no
fpu             : yes
fpu_exception   : yes
cpuid level     : 1
wp              : yes
flags           : fpu vme de pse tsc msr pae mce cx8 apic sep mtrr pge mca cmov pat pse36 clflush mmx fxsr sse sse2 ht syscall nx mmxext fxsr_opt lm 3dnowext 3dnow pni lahf_lm cmp_legacy
bogomips        : 3585.96
clflush size    : 64
power management: ts fid vid ttp
 
processor       : 3
vendor_id       : AuthenticAMD
cpu family      : 15
model           : 33
model name      : Dual Core AMD Opteron(tm) Processor 265
stepping        : 2
cpu MHz         : 1793.147
cache size      : 1024 KB
physical id     : 1
siblings        : 2
core id         : 1
cpu cores       : 2
apicid          : 3
initial apicid  : 3
fdiv_bug        : no
hlt_bug         : no
f00f_bug        : no
coma_bug        : no
fpu             : yes
fpu_exception   : yes
cpuid level     : 1
wp              : yes
flags           : fpu vme de pse tsc msr pae mce cx8 apic sep mtrr pge mca cmov pat pse36 clflush mmx fxsr sse sse2 ht syscall nx mmxext fxsr_opt lm 3dnowext 3dnow pni lahf_lm cmp_legacy
bogomips        : 3585.96
clflush size    : 64
power management: ts fid vid ttp
 
 
¡Ø ¹°¸®ÀûÀÎ ¸Þ¸ð¸® È®ÀÎ
[root@chonnom root]# grep 'physical id' /proc/cpuinfo | sort | uniq | wc -l
2
 
 
¡Ø °¡»ó ¸Þ¸ð¸® È®ÀÎ
[root@chonnom root]# grep ^processor /proc/cpuinfo | wc -l
4
 
 
¡Ø µà¾óÄÚ¾î È®ÀÎ
[root@chonnom root]# grep 'cpu cores' /proc/cpuinfo
cpu cores       : 2
cpu cores       : 2
cpu cores       : 2
cpu cores       : 2
¼ýÀÚ "2" ´Â 2°³ÀÇ ¹°¸®Àû ÇÁ·Î¼¼¼­°¡ µà¾óÄÚ¾î·Î µÇ¾îÀÖÀ½À» ³ªÅ¸³»¸ç 4°³ÀÇ °¡»ó ÇÁ·Î¼¼¼­¶ó´Â ÀǹÌÀÌ´Ù.
¸¸¾à "1" À̶ó°í Ç¥½ÃµÇ¸é ¹°¸®Àû ÇÁ·Î¼¼¼­´Â ½Ì±ÛÄÚ¾îÀÌ¸ç °¡»ó ÇÁ·Î¼¼¼­ÀÇ ¼ö°¡ ¹°¸®ÀûÀÎ ÇÁ·Î¼¼¼­ÀÇ ¼öº¸´Ù ¸¹´Ù¸é CPU°¡ ÇÏÀÌÆÛ½º·¹µùÀ» »ç¿ëÇÏ°í Àִٴ°ÍÀÌ´Ù.
ÇÏÀÌÆÛ½º·¹µù »ç¿ëÀ¯¹«´Â flags Çʵ尪¿¡ "ht" °¡ Á¸ÀçÇÏ°í SMP Ä¿³Î·Î ºÎÆõǾú´ÂÁö¸¦ È®ÀÎÇÏ¸é µÈ´Ù.
 
 
¡Ø 64ºñÆ® ÇÁ·Î¼¼¼­ ¿©ºÎÈ®ÀÎ
flags           : fpu vme de pse tsc msr pae mce cx8 apic sep mtrr pge mca cmov pat pse36 clflush mmx fxsr sse sse2 ht syscall nx mmxext fxsr_opt lm 3dnowext 3dnow pni lahf_lm cmp_legacy
64ºñÆ® ÇÁ·Î¼¼¼­´Â cpuinfo Ç÷¹±×¿¡ lm °ªÀ» °¡Áö°í ÀÖ´Ù.
32ºñÆ® ÇÁ·Î¼¼¼­Àΰæ¿ì¿¡´Â ÇØ´ç Ç÷¹±×°ªÀ» °¡Áö°í ÀÖÁö ¾Ê´Â´Ù.
lmÀº long modeÀÇ ¾àÀÚÀÔ´Ï´Ù.
 
 
¡Ø cpu flags ÀÇ ÀǹÌ
 flags´Â CPU°¡ Áö¿øÇÏ´Â ±â´Éµé¿¡ ¸ñ·ÏÀ¸·Î º¸¸éµÈ´Ù.
flag meaning
3DNOW A multimedia extension created by AMD for its processors, based on / almost equivalent to Intel¡¯s MMX extensions
3DNOWEXT 3DNOW Extended. Also known as AMD¡¯s 3DNow!Enhanced 3DNow!Extensions
APIC Advanced Programmable Interrupt Controller
CLFSH/CLFlush Cache Line Flush
CMOV Conditional Move/Compare Instruction
CMP_Legacy Register showing the CPU is not Hyper-Threading capable
Constant_TSC on Intel P-4s, the TSC runs with constant frequency independent of cpu frequency when EST is used
CR8Legacy -unknown-
CX8 CMPXCHG8B Instruction. (Compare and exchange 8 bytes. Also known as F00F, which is an abbreviation of the hexadecimal encoding of an instruction that exhibits a design flaw in the majority of older Intel Pentium CPU).
CX16 CMPXCHG16B Instruction. (CMPXCHG16B allows for atomic operations on 128-bit double quadword (or oword) data types. This is useful for high resolution counters that could be updated by multiple processors (or cores). Without CMPXCHG16B the only way to perform such an operation is by using a critical section.)
DE Debugging Extensions
DS Debug Store
DS_CPL CPL qualified Debug Store (whatever CPL might mean in this context)
DTS Could mean Debug Trace Store or Digital Thermal Sensor, depending on source
EIST/EST Enhanced Intel SpeedsTep
FXSR FXSAVE/FXRSTOR. (The FXSAVE instruction writes the current state of the x87 FPU, MMX technology, Streaming SIMD Extensions, and Streaming SIMD Extensions 2 data, control, and status registers to the destination operand. The destination is a 512-byte memory location. FXRSTOR will restore the state saves).
FXSR_OPT -unknown-
HT Hyper-Transport. Note that the same abbreviation might is also used to indicate Hyper Threading (see below)
HTT/HT Hyper-Threading. An Intel technology that allows quasi-parallel execution of different instructions on a single core. The single core is seen by applications as if it were two (or potentially more) cores. However, two true CPU cores are almost always faster than a single core with HyperThreading. This flag indicates support in the CPU when checking the flags in /proc/cpuinfo on Linux systems. For more info how you can detect active HyperThreading, see the first comment in my blog post about this page at [2]
HVM Hardware support for virtual machines (Xen abbreviation for AMD SVM / Intel VMX)
LAHF_LM Load Flags into AH Register, Long Mode.
LM Long Mode. (64bit Extensions, AMD¡¯s AMD64 or Intel¡¯s EM64T).
MCA Machine Check Architecture
MCE Machine Check Exception
MMX It is rumoured to stand for MultiMedia eXtension or Multiple Math or Matrix Math eXtension, but officially it is a meaningless acronym trademarked by Intel
MMXEXT MMX Extensions – an enhanced set of instructions compared to MMX
MON/MONITOR CPU Monitor
MSR RDMSR and WRMSR Support
MTRR Memory Type Range Register
NX No eXecute, a flag that can be set on memory pages to disable execution of code in these pages
PAE Physical Address Extensions. PAE is the added ability of the IA32 processor to address more than 4 GB of physical memory using Intel¡¯s 36bit page addresses instead of the standard 32bit page addresses to access a total of 64GB of RAM. Also supported by many AMD chips
PAT Page Attribute Table
PBE Pending Break Encoding
PGE PTE Global Bit
PNI Prescott New Instruction. This was the codename for SSE3 before it was released on the Intel Prescott processor (which was later added to the Pentium 4 family name).
PSE Page Size Extensions. (See PSE36)
PSE36 Page Size Extensions 36. IA-32 supports two methods to access memory above 4 GB (32 bits), PSE and PAE. PSE is the older and far less used version. For more information, take a look at [1].
SEP SYSENTER and SYSEXIT
SS Self-Snoop
SSE Streaming SIMD Extensions. Developed by Intel for its Pentium III but also implemented by AMD processors from Athlon XP onwards
SSE2 Streaming SIMD Extensions 2. (An additional 144 SIMDs.) Introduced by Intel Pentium 4, on AMD since Athlon 64
SSE3 Streaming SIMD Extensions 3. (An additional 13 instructions) introduced with ¡°Prescott¡± revision Intel Pentium 4 processors. AMD introduced SSE3 with the Athlon 64 ¡°Venice¡± revision
SSSE3 Supplemental Streaming SIMD Extension 3. (SSSE3 contains 16 new discrete instructions over SSE3.) Introduced on Intel Core 2 Duo processors. No AMD chip supports SSSE3 yet.
SSE4 Streaming SIMD Extentions 4. Future Intel SSE revision adding 50 new instructions which will debut on Intel¡¯s upcoming ¡°Nehalem¡± processor in 2008. Also known as ¡°Nehalem New Instructions (NNI)¡±
SVM Secure Virtual Machine. (AMD¡¯s virtualization extensions to the 64-bit x86 architecture, equivalent to Intel¡¯s VMX, both also known as HVM in the Xen hypervisor.)
TM Thermal Monitor
TM2 Thermal Monitor 2
TSC Time Stamp Counter
VME Virtual-8086 Mode Enhancement
VMX Intel¡¯s equivalent to AMD¡¯s SVM
XTPR TPR register chipset update control messenger. Part of the APIC code

À̸§ Æнº¿öµå
ºñ¹Ð±Û (üũÇÏ¸é ±Û¾´À̸¸ ³»¿ëÀ» È®ÀÎÇÒ ¼ö ÀÖ½À´Ï´Ù.)
¿ÞÂÊÀÇ ±ÛÀÚ¸¦ ÀÔ·ÂÇϼ¼¿ä.
   

 



 
»çÀÌÆ®¸í : ¸ðÁö¸®³× | ´ëÇ¥ : ÀÌ°æÇö | °³ÀÎÄ¿¹Â´ÏƼ : ·©Å°´åÄÄ ¿î¿µÃ¼Á¦(OS) | °æ±âµµ ¼º³²½Ã ºÐ´ç±¸ | ÀüÀÚ¿ìÆí : mojily°ñ¹ðÀÌchonnom.com Copyright ¨Ï www.chonnom.com www.kyunghyun.net www.mojily.net. All rights reserved.